
Roofline | assumed clock 2.0 GHz; traffic modeled
f32
f64
Estimated single-core DRAM roof
dot N=8388608
mul N=5592416
saxpy N=8388608
stencil N=8388608
dot N=4194304
mul N=2796208
saxpy N=4194304
stencil N=4194304
GFLOP/s
Modeled DRAM arithmetic intensity (FLOP/byte)